



Sign up for our newsletter and get the latest HPC news and analysis.

Email Address

Subscribe

INSIDEHPC JOB BOARD

[See All Jobs](#)

[Post a job for \\$79](#)

[Home](#) » [Resources](#) » [Events](#) » [Micron Teams with Fujitsu on Hybrid Memory Cube for Petascale Supercomputing](#)

Micron Teams with Fujitsu on Hybrid Memory Cube for Petascale Supercomputing


November 7, 2013 by [Rich Brueckner](#)

Today Micron Technology announced plans to adapt its Hybrid Memory Cube (HMC) for petascale supercomputer systems, which could become a dramatic step forward in memory technology. HMC is designed for applications requiring low-energy, high-bandwidth access to memory, an important requirement for

supercomputers. Other applications include data packet processing, data packet buffering or storage, and processor acceleration.

Micron and Fujitsu, a global leader in supercomputing, will each exhibit a display board that features HMC devices in Fujitsu's next-generation supercomputer prototype at the Supercomputing '13 Conference in Denver, November 19—21.

“Our system designers are highly impressed with HMC because it enables new memory system designs that support our increased demand for bandwidth, super-compact form factor, and optimized energy per bit,” said Yuji Oinaga, head of Fujitsu's Next Generation Technical Computing Unit. “For optimal performance efficiency of the application software, it is essential to improve the B(Bytes)/F(Flops) ratio, and HMC represents the new standard in memory performance for supercomputing.”



INDUSTRY PERSPECTIVES

Kaveri for HPC?

“Some of you might be wondering whether Kaveri is good for HPC applications. Compared to discrete GPUs, applications that are already ported and work well on discrete GPUs will continue to be best run on discrete GPUs. However, Kaveri and HSA will enable many more applications to be GPU accelerated.”

[\[Read More...\]](#)



LATEST VIDEO

[SC13 Video Gallery](#)

FIND US ON:





An industry breakthrough, HMC uses advanced through-silicon vias (TSVs)—vertical conduits that electrically connect a stack of individual chips—to combine high-performance logic with Micron’s state-of-the-art DRAM. Micron’s HMC delivers an unprecedented 160 GB/s of memory bandwidth while using up to 70 percent less energy per bit than existing technologies, which dramatically lowers customers’ total cost of ownership (TCO).

HMC has been recognized by industry leaders and influencers as the long-awaited answer to the growing gap between the performance improvement rate of DRAM and processor data consumption rates. Micron’s HMC was recently named Memory Product of the Year by leading electronics publications, EDN and EE Times.

Micron expects volume production of both the 2GB and 4GB HMC devices later in 2014.

Read the [Full Story](#).

SHARING IS CARING:

Twitter 10	Facebook 4	Google	LinkedIn 5	More
------------	------------	--------	------------	------

Filed Under: [Events](#), [HPC Hardware](#), [News / Analysis](#), [Resources](#), [Storage](#)



Copyright © 2014

[About insideHPC](#)

[Contact](#)

[Advertise with insideHPC](#)

[Visit Our Other Site - insideBIGDATA](#)

[Copyright and Service Terms](#)

[Privacy Policy](#)